

## PATENT COOPERATION TREATY

PCT

From the INTERNATIONAL BUREAU

NOTIFICATION CONCERNING  
SUBMISSION OR TRANSMITTAL  
OF PRIORITY DOCUMENT

(PCT Administrative Instructions, Section 411)

To:

HAYASE, Kenichi  
Hayase & Co. Patent Attorneys  
8F, Esaka ANA Building  
17-1, Enoki-cho  
Suita-shi  
Osaka 564-0053  
JAPON

Date of mailing (day/month/year) 16 November 2000 (16.11.00)	
Applicant's or agent's file reference P22850-PO	IMPORTANT NOTIFICATION
International application No. PCT/JP00/04689	International filing date (day/month/year) 13 July 2000 (13.07.00)
International publication date (day/month/year) Not yet published	Priority date (day/month/year) 15 July 1999 (15.07.99)
Applicant MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. et al	

1. The applicant is hereby notified of the date of receipt (except where the letters "NR" appear in the right-hand column) by the International Bureau of the priority document(s) relating to the earlier application(s) indicated below. Unless otherwise indicated by an asterisk appearing next to a date of receipt, or by the letters "NR", in the right-hand column, the priority document concerned was submitted or transmitted to the International Bureau in compliance with Rule 17.1(a) or (b).
2. This updates and replaces any previously issued notification concerning submission or transmittal of priority documents.
3. An asterisk(\*) appearing next to a date of receipt, in the right-hand column, denotes a priority document submitted or transmitted to the International Bureau but not in compliance with Rule 17.1(a) or (b). In such a case, **the attention of the applicant is directed** to Rule 17.1(c) which provides that no designated Office may disregard the priority claim concerned before giving the applicant an opportunity, upon entry into the national phase, to furnish the priority document within a time limit which is reasonable under the circumstances.
4. The letters "NR" appearing in the right-hand column denote a priority document which was not received by the International Bureau or which the applicant did not request the receiving Office to prepare and transmit to the International Bureau, as provided by Rule 17.1(a) or (b), respectively. In such a case, **the attention of the applicant is directed** to Rule 17.1(c) which provides that no designated Office may disregard the priority claim concerned before giving the applicant an opportunity, upon entry into the national phase, to furnish the priority document within a time limit which is reasonable under the circumstances.

<u>Priority date</u>	<u>Priority application No.</u>	<u>Country or regional Office or PCT receiving Office</u>	<u>Date of receipt of priority document</u>
15 July 1999 (15.07.99)	11/201794	JP	04 Sept 2000 (04.09.00)



The International Bureau of WIPO 34, chemin des Colombettes 1211 Geneva 20, Switzerland Facsimile No. (41-22) 740.14.35	Authorized officer Henrik Nyberg Telephone No. (41-22) 338.83.38
--	--

## PATENT COOPERATION TREATY


PCT

NOTICE INFORMING THE APPLICANT OF THE  
COMMUNICATION OF THE INTERNATIONAL  
APPLICATION TO THE DESIGNATED OFFICES

(PCT Rule 47.1(c), first sentence)

From the INTERNATIONAL BUREAU

To:

HAYASE, Kenichi  
Hayase & Co.  
8F, Esaka ANA Building  
17-1, Enoki-cho  
Suita-shi  
Osaka 564-0053  
JAPON

Date of mailing (day/month/year) 25 January 2001 (25.01.01)		IMPORTANT NOTICE	
Applicant's or agent's file reference P22850-PO			
International application No. PCT/JP00/04689	International filing date (day/month/year) 13 July 2000 (13.07.00)	Priority date (day/month/year) 15 July 1999 (15.07.99)	
Applicant MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. et al			

1. Notice is hereby given that the International Bureau has communicated, as provided in Article 20, the international application to the following designated Offices on the date indicated above as the date of mailing of this Notice:

KR,US

In accordance with Rule 47.1(c), third sentence, those Offices will accept the present Notice as conclusive evidence that the communication of the international application has duly taken place on the date of mailing indicated above and no copy of the international application is required to be furnished by the applicant to the designated Office(s).

2. The following designated Offices have waived the requirement for such a communication at this time:

CN,ID,SG

The communication will be made to those Offices only upon their request. Furthermore, those Offices do not require the applicant to furnish a copy of the international application (Rule 49.1(a-bis)).

3. Enclosed with this Notice is a copy of the international application as published by the International Bureau on 25 January 2001 (25.01.01) under No. WO 01/06778

**REMINDER REGARDING CHAPTER II (Article 31(2)(a) and Rule 54.2)**

If the applicant wishes to postpone entry into the national phase until 30 months (or later in some Offices) from the priority date, a demand for international preliminary examination must be filed with the competent International Preliminary Examining Authority before the expiration of 19 months from the priority date.

It is the applicant's sole responsibility to monitor the 19-month time limit.

Note that only an applicant who is a national or resident of a PCT Contracting State which is bound by Chapter II has the right to file a demand for international preliminary examination.

**REMINDER REGARDING ENTRY INTO THE NATIONAL PHASE (Article 22 or 39(1))**

If the applicant wishes to proceed with the international application in the national phase, he must, within 20 months or 30 months, or later in some Offices, perform the acts referred to therein before each designated or elected Office.

For further important information on the time limits and acts to be performed for entering the national phase, see the Annex to Form PCT/IB/301 (Notification of Receipt of Record Copy) and Volume II of the PCT Applicant's Guide.

The International Bureau of WIPO 34, chemin des Colombettes 1211 Geneva 20, Switzerland  Facsimile No. (41-22) 740.14.35	Authorized officer  J. Zahra  Telephone No. (41-22) 338.83.38
--	---

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
25 January 2001 (25.01.2001)

PCT

(10) International Publication Number  
**WO 01/06778 A1**

(51) International Patent Classification<sup>7</sup>: H04N 5/783

(21) International Application Number: PCT/JP00/04689

(22) International Filing Date: 13 July 2000 (13.07.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
11/201794 15 July 1999 (15.07.1999) JP

(71) Applicant (for all designated States except US): MAT-SUSHITA ELECTRIC INDUSTRIAL CO., LTD.  
[JP/JP]; 1006, Oaza Kadoma, Kadoma-shi, Osaka 571-8501 (JP).

(72) Inventor; and

(75) Inventor/Applicant (for US only): AMANO, Tomoyasu  
[JP/JP]; Nishikotobukiryo 325, Fukutakeko 200, Saijo-shi, Ehime 793-0035 (JP).

(74) Agent: HAYASE, Kenichi; Hayase & Co., 8F, Esaka ANA Building, 17-1, Enoki-cho, Suita-shi, Osaka 564-0053 (JP).


(81) Designated States (national): CN, ID, KR, SG, US.

Published:

— With international search report.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: AV DECODER CONTROL METHOD AND AV DECODER CONTROL APPARATUS



(57) Abstract: There is provided an AV decoder control method and an AV decoder control apparatus for controlling an AV decoder so that it performs a trick play by continuously displaying I picture of MPEG video data, wherein a plurality of bit streams having a predetermined bit length and positioned at arbitrary intervals are sequentially and separately input to the AV decoder, and I pictures included in these bit streams having the predetermined bit length are continuously displayed while sequentially updating the I pictures, whereby high-speed I playback is realized.



WO 01/06778 A1

## DESCRIPTION

## AV DECODER CONTROL METHOD AND AV DECODER CONTROL APPARATUS

## 5 TECHNICAL FIELD

The present invention relates to an AV (Audio Visual) decoder control method and an AV decoder control apparatus which are used for an AV decoding/playback apparatus having an AV decoder for decoding a bit stream including  
10 compressed video data and audio data to play back video and audio. More particularly, the present invention relates to an AV decoder control method and an AV decoder control apparatus for trick play in which I pictures (Intra-frame coded pictures) of video data are  
15 continuously displayed by an AV decoder.

## BACKGROUND ART

With the development of digital technology in recent years, playback methods using recording media such as  
20 optical disks and magnetic disks have been put to practical use for playback of digitized sources, and various kinds of data compression/ multiplexing methods have been proposed. MPEG (Moving Picture Experts Group) is one of these methods, and especially MPEG1 is used for  
25 video CD. In MPEG1, I pictures are included in GOP (group of pictures), and each I picture maintains its independence by itself, differently from B pictures (Bidirectionally predictive coded pictures) and P pictures (Predictive coded pictures). By continuously decoding the

I pictures (hereinafter referred to as I playback), a trick play such as fast forward playback (i.e., forward I playback) or fast reverse playback (i.e., backward I playback) is achieved.

5           However, since no navigation information is included in a video CD while it is included in a DVD (Digital Versatile Disc), the position of GOP which appears in a bit stream cannot be predicted. Therefore, in an AV decoding/playback apparatus such as a video CD player, in  
10          order to perform I playback, a bit stream is divided into unit lengths without considering GOP included in the bit stream, and thus obtained bit streams are sequentially input to the AV decoder for decoding, and I pictures included in each bit stream are sequentially displayed.

15           More specifically, in the conventional I playback, a bit stream is divided into plural bit streams having the same bit length, and these divided bit streams are sequentially read from the disk and input to the AV decoder for decoding. Every time an I picture appears,  
20          the I picture is displayed. When decoding of one divided bit stream is completed, the following divided bit stream is input to the AV decoder.

          In the conventional I playback, however, the time required for moving the playback point (seek point) on the  
25          bit stream in the I playback by one divided bit length is equal to the time required for reading and decoding one divided bit stream and, therefore, the time for moving the playback point on the bit stream for fast-forward playback or fast-reverse playback is increased. As the result,

high-speed forward playback or reverse playback cannot be achieved.

The present invention is made to solve the above-described problems and has for its object to provide an AV decoder control method and an AV decoder control apparatus  
5 which can perform high-speed I playback using an AV decoder.

#### DISCLOSURE OF THE INVENTION

10 In an AV decoder control method according to the present invention, a plurality of bit streams having a predetermined bit length and positioned at arbitrary intervals, which are obtained by dividing a bit stream including MPEG video data and audio data, are separately  
15 and sequentially input to an AV decoder and decoded, and I pictures of the video data included in these bit streams of the predetermined bit length are continuously displayed while updating the I pictures. Therefore, in I playback, the time required for moving the playback point (seek  
20 point) on each bit stream by a distance that is the sum of the arbitrary interval and the predetermined bit length, becomes equal to the time required for decoding the bit stream of the predetermined bit length, thereby providing an AV decoder control method which permits the AV decoder  
25 to perform high-speed I playback.

Further, in the above-described AV decoder control method, display of the I picture which is currently displayed is continued until the displayed I picture is updated. Therefore, even when the bit stream includes

errors, block noise and flashing screen due to decoding of insignificant data are avoided.

Further, in the above-described AV decoder control method, when inputting a bit stream of the predetermined bit length to the AV decoder, a previous bit stream of the predetermined bit length, which has been input to the AV decoder most recently and stored in a buffer in the AV decoder, is erased. Therefore, the buffer in the decoder is maintained in the normal state, whereby abnormal display is avoided.

Further, in the above-described AV decoder control method, it is decided whether display of I pictures in a bit stream of the predetermined bit length by the AV decoder has been completed or not, and when the display of I pictures has been completed, a next bit stream of the predetermined bit length, which follows the bit stream for which display of I pictures has ended, is input to the AV decoder. Therefore, the AV decoder can perform high-speed I display.

Further, in the above-described AV decoder control method, a plurality of bit streams which are obtained by dividing each of the bit streams having the predetermined bit length, are sequentially input to the AV decoder at predetermined intervals, and every time one divided bit stream is input to the AV decoder, it is decided whether display of I pictures by the AV decoder has been completed or not. When display of I pictures has not been completed yet, a next divided bit stream within the same bit stream is input to the AV decoder. On the other hand, when

display of I pictures has been completed, a next bit stream of the predetermined bit length, which follows the bit stream for which display of I pictures has ended, is input to the AV decoder. Therefore, the AV decoder can  
5 perform high-speed I playback.

Further, in the above-described AV decoder control method, an optimum bit length of the bit streams having the predetermined bit length is obtained from repetition of inputting these bit stream to the AV decoder, and the  
10 bit length is optimized using this result. Therefore, the AV decoder can perform high-speed I playback.

Further, an AV decoder control apparatus according to the present invention is provided with means for controlling an AV decoder so that the AV decoder decodes a  
15 plurality of bit streams having a predetermined bit length and positioned at arbitrary intervals, which are separately and sequentially input to the AV decoder, and continuously displays I pictures included in these bit streams while sequentially updating the I pictures.  
20 Therefore, in I playback, the time required for moving the playback point (seek point) on each bit stream by a distance that is the sum of the arbitrary interval and the predetermined bit length, becomes equal to the time required for decoding the bit stream of the predetermined  
25 bit length, thereby providing an AV decoder control method which permits the AV decoder to perform high-speed I playback.

Further, the above-described AV decoder control apparatus includes means for continuing display of the I



picture which is currently displayed until the displayed I picture is updated. Therefore, even when the bit stream includes errors, block noise and flashing screen due to decoding of insignificant data are avoided.

5 Further, the above-described AV decoder control apparatus includes means for, when inputting a bit stream of the predetermined bit length to the AV decoder, erasing a previous bit stream of the predetermined bit length, which has been input to the AV decoder most recently and  
10 stored in a buffer in the AV decoder. Therefore, the buffer in the decoder is maintained in the normal state, whereby abnormal display is avoided.

Further, the above-described AV decoder control apparatus includes means for deciding whether display of I  
15 pictures in a bit stream of the predetermined bit length by the AV decoder has been completed or not, and when display of I pictures has been completed, this means inputs, to the AV decoder, a next bit stream of the predetermined bit length that follows the bit stream for  
20 which display of I pictures has ended. Therefore, the AV decoder can perform high-speed I playback.

Further, the above-described AV decoder control apparatus includes means for sequentially inputting a plurality of bit streams which are obtained by dividing  
25 each of the bit streams having the predetermined bit length, to the AV decoder at predetermined intervals, and for deciding whether display of I pictures by the AV decoder has been completed or not every time one divided bit stream is input. When display of I pictures has not

been completed, this means inputs a next divided bit stream within the same bit stream to the AV decoder. On the other hand, when display of I pictures has been completed, this means inputs, to the AV decoder, a next  
5 bit stream of the predetermined bit length that follows the bit stream for which display of I pictures has ended. Therefore, the AV decoder can perform high-speed I playback.

Further, the above-described AV decoder control  
10 apparatus includes means for obtaining an optimum bit length of the bit streams having the predetermined bit length, from repetition of inputting these bit stream to the AV decoder, and for optimizing the bit length by using this result. Therefore, the AV decoder can perform high-  
15 speed I playback.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram illustrating a video CD player, for explaining an AV decoder control method and an  
20 AV decoder control apparatus according to a first embodiment of the present invention.

Figure 2 is a diagram illustrating an MPEG1 stream, for explaining the AV decoder control method and the AV decoder control apparatus according to the first  
25 embodiment.

Figure 3 is a flowchart for explaining the AV decoder control method and the AV decoder control apparatus according to the first embodiment.

Figure 4 is a flowchart for explaining an AV decoder

control method and an AV decoder control apparatus according to a second embodiment of the present invention.

Figure 5 is a block diagram illustrating a video CD player, for explaining the AV decoder control method and the AV decoder control apparatus according to the second embodiment.

#### BEST MODE TO EXECUTE THE INVENTION

##### Embodiment 1.

Figure 1 is a block diagram illustrating a video CD player, for explaining an AV decoder control method and an AV decoder control apparatus according to a first embodiment of the present invention. In figure 1, an input unit 100 is composed of, for example, a remote controller having at least one button and a control program thereof. When the user pushes the button, the input unit 100 outputs the corresponding signal. A playback controller 101 is implemented by a CPU (Central Processing Unit), a main storage such as a semiconductor memory, and control programs thereof. The playback controller receives the signal from the input unit 100, and controls a drive controller 102 and an AV decoder controller 103. The drive controller 102 is implemented by a CPU, a main storage such as a semiconductor memory, and control programs thereof. The drive controller 102 controls a drive 104 according to an instruction from the playback controller 101. The AV decoder controller 103 is implemented by a CPU, a main storage such as a semiconductor memory, and control programs thereof. The

AV decoder controller 103 controls an AV decoder 105 according to an instruction from the playback controller 101. The drive 104 reads data from an optical disk. The AV decoder 105 is implemented by a buffer for temporarily storing part of a bit stream before decoded, a video decoder, and an audio decoder, which decoders perform inverse DCT (Discrete Cosine Transform) on video packets and audio packets to decode these packets. The AV decoder 105 decodes the video packets and audio packets taken from the drive 104 to obtain video data and audio data. An output unit 106 is implemented by a display and a speaker, or the like, and outputs the video data and audio data decoded by the AV decoder 105.

Figure 3 is a flowchart illustrating the flow of control when the video CD player performs I playback, for explaining the AV decoder control method and the AV decoder control apparatus according to the first embodiment.

Further, figure 2 is a diagram illustrating the structure of an MPEG1 stream having video packets and audio packets to be subjected to I playback, for explaining the AV decoder control method and the AV decoder control apparatus according to the first embodiment.

Hereinafter, the operation of the video CD player during I playback will be described with reference to figures 1 to 3.

It is assumed that the MPEG1 stream shown in figure 2 is currently being played back normally, and the user will

switch the operation at point P03 from normal playback to reverse playback, i.e., backward I playback.

In step S11, the playback controller 101 waits for the user's inputting an instruction to the input unit 100.

5 When there is an input, the control proceeds to step S12. In step S12, it is decided whether the user's instruction is I playback or not. When it is I playback, the control proceeds to step S13. When it is not I playback, the control proceeds to END step. In step S13, the playback  
10 controller 101 instructs the AV decoder controller 103 to clear the contents of the buffer of the AV decoder 105. The AV decoder controller 103 clears the buffer of the AV decoder 105. Then, the control proceeds to step S14.

In step S14, the playback controller 101 instructs  
15 the drive controller 102 to seek a specific address. On receipt of the instruction from the playback controller 101, the drive controller 102 controls the drive 104 so that it seeks the specific address. In order to perform backward I playback from the point P03, the seek point  
20 should be turned back from the point P03 by a predetermined step width of the bit stream. In this first embodiment, the step width is an arbitrary width larger than 80 blocks. On receipt of the instruction from the playback controller 101, the drive controller 102 seeks  
25 the drive 104 at the point P02.

Subsequently, decoding of the bit stream having a data length of 80 blocks is performed from the position P02 in the bit stream progressing direction, i.e., in the forward direction. In this first embodiment, when

performing decoding of the 80-block bit stream, this 80-block bit stream is divided into continuous plural bit streams having a predetermined bit length, e.g., bit streams each having a data length of 16 blocks, and these  
5 16-block bit streams are sequentially input to the AV decoder 105 from the P02 side at predetermined time intervals.

Initially, in step S15, the playback controller 101 instructs the drive controller 102 to read 16 blocks. On  
10 receipt of the instruction from the playback controller 101, the drive controller 102 controls the drive 104 so that it reads the 16 blocks. Then, the control proceeds to step S16. In step S16, the playback controller 101 instructs the AV decoder controller 103 to start transfer  
15 of the bit stream which has been read in step S15. On receipt of the instruction from the playback controller 101, the AV decoder controller 103 controls the AV decoder 105 so that it starts the process of transferring the read bit stream from the drive 104 to the AV decoder 105, and  
20 outputting the video data and audio data obtained from the drive 104 to the output unit 106. The AV decoder 105 starts decoding under control of the AV decoder controller 103. When an I picture appears, this I picture is sent to the output unit 106 for display. Display of this I  
25 picture is continued until the next I picture is displayed.

Next, the control proceeds to step S17. In step S17, the playback controller 101 detects the elapsed time from when the playback controller 101 performs seek of the drive 104 to the present time. When the time has reached

a predetermined time, the control proceeds to step S18. When it has not reached the predetermined time yet, the control proceeds to step S19.

In step S19, the playback controller 101 decides  
5 whether or not there is an information from the AV decoder 105 that the AV decoder 105 has performed I-picture switching. When the I picture has been switched, the control proceeds to step S17. When the I picture has not been switched, the control proceeds to step S20.

10 In step S20, the playback controller 101 decides whether or not the drive 104 has performed reading of predetermined blocks corresponding to one seek. When reading of the predetermined blocks has been performed, the control proceeds to step S17. In this case, the  
15 predetermined blocks for one seek are 80 blocks as described above, and only 16 blocks have been read from the seek point P02 and, therefore, the control returns to step S15.

The process steps from S15 to S20 are repeated, and  
20 when 80 blocks have been read from the point P02 shown in figure 2 or when display of the next I picture has been completed, the playback controller 101 decides whether the elapsed time from when the drive 104 performs seek to the present time exceeds the predetermined time or not, in  
25 step S17. When the elapsed time exceeds the predetermined time, it is decided in step S18 whether I playback should be ended or not. When seek does not reach the end point P01 of the bit stream and there is no instruction to end I playback, the control proceeds to step S13, and new seek

is performed from the current seek point P02.

In this way, the above-described process steps are repeated, and when seek for I playback reaches the point P01 at the beginning of the bit stream, the control  
5 proceeds to step S18 to end I playback.

In this first embodiment, the interval on the bit stream between each seek point in reverse playback and the point immediately before the seek is larger than 80 blocks, and 80 blocks of data are decoded from each seek point in  
10 the forward direction, and I pictures included in the data are displayed. Therefore, decoding for reverse playback is performed by sequentially inputting a plurality of 80-block bit streams which are positioned at predetermined intervals, in the AV decoder 105, starting from the  
15 reverse playback start position. As the result, the time required for moving the seek (playback) point on the bit stream in I playback by a distance equivalent to one seek is equal to the time for reading and decoding less blocks of data than the data blocks included in one seek, i.e.,  
20 the time for reading and decoding 80 blocks of data. Accordingly, in this first embodiment, the time required for moving the seek point on the bit stream in I playback by a distance equivalent to one seek can be reduced as compared with the time for reading and decoding the data  
25 of the bit length for one seek in the conventional I playback, i.e., the time for reading and decoding all of the data having the bit length longer than 80 blocks. Therefore, the time for moving the seek point on the bit stream in fast forward playback and reverse playback can



be reduced, resulting in high-speed I playback.

Further, when display of I pictures is completed before decoding of 80 blocks of data for one seek is completed, the decoder 105 informs the end of display to  
5 the AV decoder controller 103. On receipt of this, the AV decoder controller 103 decides to end the display, and starts next seek. So, the next seek can be started before decoding all of the 80 blocks, whereby the time for moving the seek point on the bit stream is further reduced.

10 Further, when performing seek on the bit stream in the backward direction, the buffer of the decoder 105 is cleared whether I picture display is updated or not. Therefore, the bit stream inputted to the AV decoder 105 is always continuous from the sought position.  
15 Accordingly, in the case where the bit stream of the previous seek remains in the buffer, if the bit stream from the next seek position is inputted to the buffer, discontinuous bit stream occurs, resulting in abnormal display such as separated images. In this first  
20 embodiment, however, since the buffer of the decoder is maintained in the normal state, such discontinuous bit stream does not occur, thereby avoiding abnormal display. Further, even when the buffer is being cleared, the previous I picture is continuously displayed. So, even  
25 when the bit stream includes errors, block noise and flashing screen due to decoding of insignificant data are avoided.

While in this first embodiment the bit length of the bit stream to be decoded in one seek is 80 blocks, the bit

length is not restricted to 80 blocks, and any bit length may be employed so long as I playback is possible.

Embodiment 2.

5        Figure 5 is a block diagram illustrating a video CD player, for explaining an AV decoder control method and an AV decoder control apparatus according to a second embodiment of the present invention. This video CD player includes a playback controller 110 which obtains an  
10 optimum bit length from the results of repetition of inputting bit streams having a predetermined bit length to the AV decoder 105, and thereby optimizes the bit length of bit streams to be decoded by the AV decoder 105. In the figure, the same reference numerals as those shown in  
15 figure 1 denote the same or corresponding parts.

Figure 4 is a flowchart illustrating the flow of control when the video CD player performs I playback, for explaining the AV decoder control method and the AV decoder control apparatus according to this second  
20 embodiment.

Hereinafter, the operation of the CD player during I playback will be described with reference to figure 4. In this second embodiment, as in the first embodiment, it is assumed that the user performs fast reverse playback as  
25 trick play during playback of a bit stream having the structure shown in figure 2. In figure 4, the same step numbers as those shown in figure 3 denote the same or corresponding processes.

In this second embodiment, the number of blocks in

the bit stream to be decoded in one seek, which is determined in step S20 of figure 4, is not fixed but dynamically updated by learning, and the number of blocks is determined in step S21.

5        In step S20, the playback controller 101 decides whether or not the drive 104 has read predetermined blocks during decoding for the current seek. When the drive 104 has read the predetermined blocks, the control proceeds to step S17. When the drive 104 has not read the blocks yet,  
10    the control returns to step S15.

      In step S21, the number of predetermined blocks to be decided in step S20 is optimized. This optimization is performed as follows. When display of I pictures by the AV decoder 105 is performed normally, the number of blocks  
15    which have been read by the drive 104, which are required until the previous I picture display is completed, is compared with the number of blocks required until the current display is completed, and the smaller one is adopted as the number of predetermined blocks to be used  
20    in step S20. Next, the control proceeds to step S18. When end of I playback is confirmed by end of the bit stream or another request from the user, I playback is ended. When end of I playback is not confirmed, the control returns to step S13 and the above-described  
25    process steps are repeated.

      As described above, according to the second embodiment of the present invention, the same effects as those provided by the first embodiment are achieved. Moreover, since the length of the bit stream to be decoded

in one seek is optimized in accordance with the bit stream to be played back, decoding of data other than I pictures is reduced during I playback, resulting in higher-speed I playback. Further, the throughput of the whole system can  
5 be improved, and the system can rapidly respond to user's request.

While in the first and second embodiments fast reverse playback is described, the present invention can be applied to fast forward playback so long as it is I  
10 playback. Also during fast forward playback, by sequentially decoding a plurality of bit streams having a predetermined bit length and positioned at regular intervals from the playback starting position, the same effects as those provided by the first and second  
15 embodiments are achieved.

While in the first and second embodiments video CD players are employed, the present invention can be applied to other AV decoding/playback apparatuses with the same effects as those provided by the first and second  
20 embodiments.

#### APPLICABILITY IN INDUSTRY

As described above, an AV decoder control method and an AV decoder control apparatus according to the present  
25 invention are available for trick play such as fast forward playback or fast reverse playback and, particularly, they are suitable for a video CD player which employs MPEG1 as a video data compression/multiplexing method.

## CLAIMS

1. An AV decoder control method for controlling an AV decoder included in an AV decoding/playback apparatus  
5 which decodes and plays back a bit stream including MPEG video data and audio data, said method controlling the AV decoder so that it performs a trick play by continuously displaying I pictures of the MPEG video data:

wherein a plurality of bit streams having a  
10 predetermined bit length and positioned at arbitrary intervals are separately and sequentially input to the AV decoder and decoded, and I pictures included in these bit streams are continuously displayed while sequentially updating the I pictures.

15

2. The AV decoder control method of Claim 1 wherein display of the I picture which is currently displayed is continued until the displayed I picture is updated.

20 3. The AV decoder control method of Claim 1 wherein, when inputting a bit stream of the predetermined bit length to the AV decoder, a previous bit stream of the predetermined bit length, which has been input to the AV decoder most recently and stored in a buffer in the AV decoder, is  
25 erased.

4. The AV decoder control method of Claim 1 wherein:  
it is decided whether display of I pictures in a bit stream of the predetermined bit length by the AV decoder

has been completed or not; and

when the display of I pictures has been completed, a next bit stream of the predetermined bit length, which follows the bit stream for which display of I pictures has ended, is input to the AV decoder.

5. The AV decoder control method of Claim 1 wherein:

a plurality of bit streams which are obtained by dividing each of the bit streams having the predetermined bit length, are sequentially input to the AV decoder at predetermined intervals;

every time one divided bit stream is input to the AV decoder, it is decided whether display of I pictures by the AV decoder has been completed or not;

when display of I pictures has not been completed yet, a next divided bit stream within the same bit stream is input to the AV decoder; and

when display of I pictures has been completed, a next bit stream of the predetermined bit length, which follows the bit stream for which display of I pictures has ended, is input to the AV decoder.

6. The AV decoder control method of Claim 1 wherein an optimum bit length of the bit streams having the predetermined bit length is obtained from repetition of inputting these bit stream to the AV decoder, and the bit length is optimized using this result.

7. An AV decoder control apparatus for controlling an AV

decoder included in an AV decoding/playback apparatus which decodes and plays back a bit stream including MPEG video data and audio data, said apparatus controlling the AV decoder so that it performs a trick play by

5 continuously displaying I pictures of the video data, said apparatus comprising:

means for controlling the AV decoder so that the AV decoder decodes a plurality of bit streams having a predetermined bit length and positioned at arbitrary  
10 intervals, which are separately and sequentially input to the AV decoder, and continuously displays I pictures included in these bit streams while sequentially updating the I pictures.

15 8. The AV decoder control apparatus of Claim 7 further comprising means for continuing display of the I picture which is currently displayed until the displayed I picture is updated.

20 9. The AV decoder control apparatus of Claim 7 further comprising means for, when inputting a bit stream of the predetermined bit length to the AV decoder, erasing a previous bit stream of the predetermined bit length, which has been input to the AV decoder most recently and stored  
25 in a buffer in the AV decoder.

10. The AV decoder control apparatus of Claim 7 further comprising means for deciding whether display of I pictures in a bit stream of the predetermined bit length

by the AV decoder has been completed or not; and

when display of I pictures has been completed, said means inputting, to the AV decoder, a next bit stream of the predetermined bit length that follows the bit stream  
5 for which display of I pictures has ended.

11. The AV decoder control apparatus of Claim 7 further comprising means for sequentially inputting a plurality of bit streams which are obtained by dividing each of the bit  
10 streams having the predetermined bit length, to the AV decoder at predetermined intervals, and for deciding whether display of I pictures by the AV decoder has been completed or not every time one divided bit stream is input;

15 when display of I pictures has not been completed, said means inputting a next divided bit stream within the same bit stream to the AV decoder; and

when display of I pictures has been completed, said means inputting, to the AV decoder, a next bit stream of  
20 the predetermined bit length that follows the bit stream for which display of I pictures has ended.

12. The AV decoder control apparatus of Claim 7 further comprising means for obtaining an optimum bit length of  
25 the bit streams having the predetermined bit length, from repetition of inputting these bit stream to the AV decoder, and for optimizing the bit length by using this result.



Fig.1




Fig.2




Fig.3




Fig.4





Fig.5



# INTERNATIONAL SEARCH REPORT

Application No  
P 00/04689

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 H04N5/783

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H04N

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 97 19552 A (IMEDIA CORPORATION) 29 May 1997 (1997-05-29) page 14, line 27 -page 27, line 14; figures 1-3	1,2,6-8, 12
A	---	5,11
A	US 5 923 811 A (KAWAMURA ET AL.) 13 July 1999 (1999-07-13) column 3, line 51 -column 5, line 42; figures 7-9	1,2,7,8
A	WO 99 20045 A (KONINKLIJKE PHILIPS ELECTRONICS N. V.) 22 April 1999 (1999-04-22) page 6, line 16 -page 7, line 4	1,2,7,8
	-/-	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

\* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

10 October 2000

Date of mailing of the international search report

17/10/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Verleye, J

# INTERNATIONAL SEARCH REPORT

Application No  
JP 00/04689

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>EP 0 866 461 A (SONY CORPORATION)  23 September 1998 (1998-09-23)  column 4, line 50 -column 6, line 37;  figures 2A-2C</p> <p>-----</p>	1,2,7,8

# INTERNATIONAL SEARCH REPORT

Information on patent family members

Application No  
JP 00/04689

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
WO 9719552	A	29-05-1997	US 5949948 A	07-09-1999
			AU 7725196 A	11-06-1997
			CA 2237690 A	29-05-1997
			EP 0862830 A	09-09-1998
			JP 2000500633 T	18-01-2000
US 5923811	A	13-07-1999	JP 8168042 A	25-06-1996
			BR 9505921 A	23-12-1997
			CA 2165275 A	16-06-1996
			EP 0717411 A	19-06-1996
			US 5719982 A	17-02-1998
WO 9920045	A	22-04-1999	EP 0945010 A	29-09-1999
EP 866461	A	23-09-1998	CN 1199906 A	25-11-1998
			JP 10322661 A	04-12-1998